Menu

Edexcel GCSE Computer Science (1CP2) Exam Questions

Build a practice paper from 693 exam-style questions, each with its mark scheme and example answers. Print it, or answer it on paper and then open the mark schemes. Or browse the questions by topic.

Build a paper

Topics (none ticked: all of them)
Question types (none ticked: all of them)

Practice paper

4 questions · 12 marks

Pick again
Print
1Short recall2 marksSecondary Memory Swap Remove

A computer uses secondary storage to keep programs and data.

Give two examples of secondary storage devices that store data using magnetic media.

[2 marks]
Mark scheme

Award one mark for any of the following up to a maximum of two marks:

  • Hard disk drive/HDD (1)
  • External/portable hard disk drive (1)
  • Magnetic tape drive (1)
  • Magnetic tape (1)

Allow a named device or the storage media type, e.g. hard disk/hard disc for hard disk drive, tape for magnetic tape

Allow floppy disk/floppy disk drive

Do not accept solid state devices (SSD, USB flash drive/memory stick, SD card/memory card) or optical media (CD/DVD/Blu-ray) as these do not store data using magnetism

Example answers and how they were marked
Full marks2/2

Hard disk drive and magnetic tape

Why: Hard disk drive (1) and magnetic tape (1) are both magnetic secondary storage, so both marks are awarded.

Some marks1/2

Hard disk drive and SD card

Why: Hard disk drive is magnetic (1); an SD card is solid state, not magnetic, so the second mark is not awarded.

No marks0/2

CD and DVD

Why: Both are optical media, which the mark scheme says not to accept, so no marks are awarded.

2Describe2 marksStored Program Computers Swap Remove

The CPU contains an arithmetic logic unit (ALU).

Describe the purpose of the arithmetic logic unit (ALU).

[2 marks]
Mark scheme

Award up to two marks for a linked description such as:

  • Carries out arithmetic operations/calculations, such as addition or subtraction (1) so that the result can be stored in a register (1)
  • Carries out logical operations, such as comparing two data items (1) to see which one is greater/larger (1)
  • Compares two data items (1) to decide whether a condition is true / which path a program takes next (1)

Allow the result of an arithmetic or logical operation being held/stored in a register, but only where the operation is named.

Do not accept answers that say the ALU stores data or results without naming an operation (registers/main memory store data).

Do not accept answers about controlling components, decoding instructions or timing (that is the control unit or the clock).

Do not award credit for 'it processes data' on its own; an arithmetic or a logical operation must be named.

An example on its own, e.g. 'it adds two numbers', does not earn a second mark; the second mark needs a linked development.

Example answers and how they were marked
Full marks2/2

The ALU carries out arithmetic operations such as addition and subtraction, and the result of the calculation is stored in a register.

Why: Linked point (1) for arithmetic operations with an example, and development (1) for the result being stored in a register.

Some marks1/2

It does all the calculations in the CPU, for example adding two numbers together.

Why: Point (1) for arithmetic operations/calculations named with an example; no linked development, so the second mark is not earned.

No marks0/2

It stores the results of calculations so that they can be used by the CPU later.

Why: Storing results with no arithmetic or logical operation named, which the 'Do not accept' line rules out, so no mark is earned.

3Explain2 marksFetch Decode Execute Cycle Swap Remove

The von Neumann architecture is used in most computers.

Explain one feature of the von Neumann stored program concept.

[2 marks]
Mark scheme

Award up to two marks for a linked explanation such as:

  • The instructions/program instructions and data are stored together in main memory/RAM (1) so the CPU can fetch each instruction (from its address) and execute it (1)
  • The instructions/program instructions are held in main memory/RAM (1) rather than being built into/part of the hardware, so the computer does not need to be rewired/rebuilt to run a different program (1)
  • The next instruction to be executed/instruction is held in main memory/RAM (1) so the CPU can fetch it using its address before it is decoded and executed (1)

For both marks, the expansion must follow/associate with the statement.

A point/statement on its own can only earn one mark.

Do not accept a response that only refers to data being stored in main memory/RAM without referring to the instructions/program instructions.

Do not accept instructions/programs being stored on the hard disk/backing store.

Do not accept 'the program is stored in memory' without saying that it is the instructions/program instructions that are stored there.

Example answers and how they were marked
Full marks2/2

Both the instructions of the program and the data it uses are stored together in the same main memory, so the CPU can fetch each instruction in turn and execute it.

Why: Linked point (1) and reason (1).

Some marks1/2

The instructions of the program are stored in main memory.

Why: Point only (1); no linked reason about fetching/executing the instructions.

No marks0/2

The program is stored on the hard disk and is copied into the CPU when it is run.

Why: Misconception covered by the 'Do not accept' line: the instructions must be stored in main memory/RAM, not on the hard disk/backing store, for the CPU to fetch them.

4Discuss6 marksFetch Decode Execute Cycle Swap Remove

A school is upgrading the desktop computers in its computer science classroom. Each computer has a CPU, main memory and buses. The technician is explaining how the CPU uses these components during the fetch-decode-execute cycle.

Discuss how the CPU uses its components and the buses during the fetch-decode-execute cycle.

Your answer should consider:

  • the role of the CPU and registers
  • the role of the address bus, data bus and control bus
  • the role of the clock.
[6 marks]
Mark scheme

Indicative content

The role of the CPU and registers

  • The control unit decodes the instruction fetched from main memory and controls the other components during the cycle.
  • The ALU carries out arithmetic and logical operations during the execute stage, such as adding two values held in registers.
  • Registers hold the data, addresses and results that the CPU is working on during the cycle.
  • The program counter holds the address of the next instruction to be fetched, so it is incremented after each fetch.
  • The memory address register holds the address of the memory location that is about to be read or written.
  • The memory data register holds the instruction or data that has been fetched from or is being written to main memory.

The role of the address bus, data bus and control bus

  • The address bus carries the address of the memory location that the CPU needs to access from the CPU to main memory.
  • The address bus is one-way, so addresses are only sent from the CPU to main memory.
  • The data bus carries instructions and data between the CPU and main memory, so it is bi-directional.
  • The width of the data bus affects how many bits can be transferred at one time.
  • The control bus carries control signals such as read and write signals, so main memory knows whether the CPU wants to read an instruction or write data.
  • The control bus carries signals from the control unit to coordinate the components during the fetch-decode-execute cycle.

The role of the clock

  • The clock sends regular pulses that synchronise the actions of the CPU and main memory.
  • Each clock pulse triggers the next step of the fetch-decode-execute cycle, so the stages happen in the correct order.
  • The clock provides a regular timing signal so that the fetch-decode-execute cycle repeats at a steady rate.
  • The clock is separate from the control bus; the control bus carries control signals, while the clock provides timing pulses.
  • Do not credit the address bus storing addresses, the data bus storing data, or the control bus controlling the computer without naming a control signal; do not credit clock speed affecting performance as a role in the cycle.
  • Level 3 responses must cover all three bullets and link them to the fetch-decode-execute cycle; Level 2 answers may identify roles but link them only partly to the cycle.

Levels

  • Level 0 (0 marks): No rewardable content.
  • Level 1 (1–2 marks): Basic, independent points are made, showing elements of understanding of key concepts/principles of computer science. (AO1) The discussion will contain basic information with little linkage between points made or application to the context. (AO2)
  • Level 2 (3–4 marks): Demonstrates adequate understanding of key concepts/principles of computer science. (AO1) The discussion shows some linkages and lines of reasoning with some structure and application to the context. (AO2)
  • Level 3 (5–6 marks): Demonstrates comprehensive understanding of key concepts/principles of computer science to support the discussion being presented. (AO1) The discussion is well developed, with sustained lines of reasoning that are coherent and logically structured, and which clearly apply to the context. (AO2)
Example answers and how they were marked
Full marks6/6

The control unit decodes each instruction that is fetched from main memory and then controls the other components to execute it. The program counter holds the address of the next instruction, and this address is copied to the memory address register before it is sent along the address bus. The address bus carries this address from the CPU to main memory, and it is one-way. The data bus then carries the instruction back from main memory to the CPU; it is bi-directional, so it can also carry data to be written. The memory data register holds the instruction that has been fetched. The control bus carries read and write signals from the control unit, so memory knows whether the CPU wants to read an instruction or write data. During the execute stage, the ALU performs arithmetic or logical operations on data held in registers. The clock sends regular pulses that synchronise each stage, so one fetch, decode or execute step happens on each tick and the cycle repeats in the correct order.

Why: Comprehensive understanding of the CPU, registers, all three buses and the clock, with sustained application to the fetch-decode-execute cycle. Level 3.

Some marks4/6

The address bus carries the address of the next instruction from the program counter to main memory so it can be fetched. The data bus carries the instruction back to the CPU, and it is bi-directional. The control unit decodes the instruction. The clock sends pulses to keep the stages in order.

Why: Adequate understanding of some roles with some linkage to the fetch-decode-execute cycle, but the control bus, ALU and most registers are not covered. Level 2.

Some marks1/6

The data bus carries data between the CPU and RAM. The address bus stores the addresses that the CPU needs. The control bus controls the computer. The clock is the speed of the CPU.

Why: One basic, independent point (the data bus carries data) (1). The address bus does not store addresses, the control bus point names no control signal and clock speed is not a role in the cycle, so no further credit. Level 1.

Questions by topic

More ways to revise Edexcel GCSE Computer Science (1CP2)

Teachers: build a paper, print it with the mark schemes at the end, and sign your school up to set your classes activities on every topic.

Fetch Decode Explain isn't affiliated with or endorsed by Pearson Edexcel.