Menu

Edexcel GCSE Computer Science (1CP2) Exam Questions

Build a practice paper from 659 exam-style questions, each with its mark scheme and example answers. Print it, or answer it on paper and then open the mark schemes. Or browse the questions by topic.

Build a paper

Topics (none ticked: all of them)
Question types (none ticked: all of them)

Practice paper

4 questions · 11 marks

Pick again
Print
1Multiple choice1 markPrimary Memory Swap Remove

A computer is running an application. The application's data and instructions are transferred from secondary storage into RAM before the CPU processes them.

Identify the reason for this transfer.

[1 mark]
  • ARAM is non-volatile
  • BRAM is faster to access than secondary storage
  • CRAM has a larger capacity than secondary storage
  • DRAM is cheaper than secondary storage
Mark scheme
  • B RAM is faster to access than secondary storage (1)
  • The only correct answer is B. The correct answer is RAM is faster to access than secondary storage.
  • A is not correct because RAM is volatile
  • C is not correct because RAM has a smaller capacity than secondary storage
  • D is not correct because RAM is more expensive than secondary storage
Example answers and how they were marked
Full marks1/1

B RAM is faster to access than secondary storage

Why: Selects the correct option: RAM is faster to access than secondary storage, so data and instructions can reach the CPU quickly (1).

No marks0/1

A RAM is non-volatile

Why: Near miss: RAM is volatile; this does not explain the transfer into RAM.

No marks0/1

C RAM has a larger capacity than secondary storage

Why: Misconception: assumes primary memory has a larger capacity, but RAM has a smaller capacity than secondary storage.

2Describe2 marksStored Program Computers Swap Remove

A computer is based on the von Neumann stored program concept.

Describe how the CPU uses main memory (RAM) during the fetch-decode-execute cycle.

[2 marks]
Mark scheme

Award up to two marks for a linked description such as:

  • The program's instructions (and the data it uses) are held in main memory/RAM (1) so the CPU fetches both the instructions and the data from that one memory (1)
  • The CPU fetches the next instruction from main memory/RAM (1) using the address of the memory location that holds it (1)
  • The CPU reads/fetches data from main memory/RAM (1) when an instruction needs it and writes the result back to main memory/RAM (1)
  • The program's instructions are held in main memory/RAM while the program runs (1) and the CPU fetches them one at a time/one after another to be decoded and executed (1)

Allow 'memory' for main memory/RAM.

Allow 'gets' for fetches/reads.

For both marks, the development must say what the CPU does with the contents of main memory (fetches/reads/writes), not just that main memory is used.

Do not accept answers about the program being stored in secondary storage, such as on a hard drive, or about it being loaded from there.

Do not accept benefits such as the computer running faster or being easier for the user.

Do not accept naming CPU components (control unit, arithmetic logic unit, registers) or buses on their own, without saying what is stored or fetched.

Do not accept 'the computer stores data' on its own, without a link to the instructions of a program.

Example answers and how they were marked
Full marks2/2

The program's instructions and the data it uses are both held in the same main memory (RAM), so the CPU can fetch the instructions and the data it needs from that one memory.

Why: Linked point (1) that instructions and data are stored together in main memory, with the development (1) that the CPU fetches both from the same memory.

Some marks1/2

The CPU fetches the instructions from main memory so that they are processed more quickly.

Why: The first point earns (1) for the CPU fetching instructions from main memory. The second statement is a benefit (speed), which the 'Do not accept benefits' line rules out, so it earns nothing.

No marks0/2

The control unit decodes each instruction and the ALU carries out the calculations.

Why: Both statements name CPU components without saying what is stored, fetched or written, which the mark scheme tells examiners not to accept, so neither earns a mark.

3Describe2 marksSecondary Memory Swap Remove

A laptop uses a solid state drive (SSD) for secondary storage.

Describe how data is stored on a solid state drive.

[2 marks]
Mark scheme

Award up to two marks for a linked description such as:

  • Data is stored on (flash) memory chips/cells (1) as a pattern of electrical charges (1)
  • A current/voltage forces electrons through a barrier (1) so that they are trapped (or not trapped) to hold/represent a value (1)
  • Cells with a trapped charge and cells with no trapped charge (1) represent 1s and 0s/binary (1)
  • The trapped charge remains when the power is turned off (1) so the data is not lost/it is non-volatile (1)

Do not accept responses that describe magnetic storage, e.g. magnetised platters, spinning disks or read/write heads, or optical storage, e.g. lasers, pits and lands.

Do not award a mark for 'it is solid state' or 'it has no moving parts' without a description of how the data is stored.

Do not award a mark for restating the stem, e.g. 'a laptop uses an SSD' or 'an SSD uses flash memory'.

'Data is stored as electrical charges' on its own, with no reference to memory chips/cells or to how the charge is held, earns a maximum of one mark (1).

A response that only describes electrons being trapped, with no link to how the value/data is represented, earns one mark (1). The second mark needs a link such as trapped and not trapped charge representing 1s and 0s, or the trapped charge being kept so the data is not lost.

Example answers and how they were marked
Full marks2/2

A current is used to force electrons through a barrier so that they become trapped, and a cell with a trapped charge or a cell with no trapped charge represents a 1 or a 0.

Why: Linked description: a current forces electrons through a barrier (1) and trapped/not trapped charge represents 1s and 0s (1).

Some marks1/2

The data is stored in flash memory chips.

Why: Gives the creditworthy point that data is stored on flash memory chips (1) but does not develop it, e.g. by saying the data is held as electrical charges or by describing trapped electrons.

No marks0/2

The data is stored as magnetised areas on a spinning platter.

Why: This describes magnetic storage, which the mark scheme says not to accept for a solid state drive.

4Discuss6 marksStored Program Computers Swap Remove

A school is buying new desktop computers for its computer science classroom. The teacher explains that each computer uses the von Neumann stored program concept: the program instructions and the data are stored together in main memory, and the CPU runs each instruction by carrying out the fetch-decode-execute cycle.

Discuss the role of the control unit, the arithmetic logic unit (ALU) and registers in the fetch-decode-execute cycle.

Your answer should include:

  • how an instruction is fetched from main memory and decoded
  • how the ALU executes an instruction
  • how registers are used during the cycle.
[6 marks]
Mark scheme

Indicative content

Fetching and decoding an instruction

  • The register that holds the address of the next instruction (the program counter) contains the address of the instruction to be fetched.
  • This address is sent to main memory (RAM) and the instruction is copied from main memory into a register inside the CPU.
  • The program counter is updated so that it holds the address of the next instruction in the program.
  • The control unit decodes the instruction that has been fetched, working out which operation is required and which data or registers are needed.
  • The control unit sends control signals to coordinate the other components as the instruction is carried out.
  • The control unit decides what happens next, for example after a comparison it decides whether the next instruction is the following one or a jump.

The arithmetic logic unit (ALU) executes an instruction

  • The control unit directs the arithmetic logic unit (ALU) to carry out the operation.
  • The ALU performs arithmetic operations such as addition, subtraction, multiplication and division, for example adding two values in a program written by the class.
  • The ALU performs logical operations such as comparing two values to see if they are equal or whether one is greater than the other.
  • The result of the operation carried out by the ALU is passed back and stored in a register.
  • The ALU operates on data that has been fetched from main memory; it does not fetch the instruction and it does not decide which instruction is next.

Registers

  • Registers are small, very fast memory locations inside the CPU.
  • They hold the data, addresses and results that the CPU is working on during the cycle.
  • Registers are used in every stage of the cycle, not only when the ALU produces a result.
  • Because registers are inside the CPU they can be read and written much faster than main memory during the cycle.

Levels

  • Level 0 (0 marks): No rewardable content.
  • Level 1 (1–2 marks): Basic, independent points are made, showing elements of understanding of key concepts/principles of computer science. (AO1) The discussion will contain basic information with little linkage between points made or application to the context. (AO2)
  • Level 2 (3–4 marks): Demonstrates adequate understanding of key concepts/principles of computer science. (AO1) The discussion shows some linkages and lines of reasoning with some structure and application to the context. (AO2)
  • Level 3 (5–6 marks): Demonstrates comprehensive understanding of key concepts/principles of computer science to support the discussion being presented. (AO1) The discussion is well developed, with sustained lines of reasoning that are coherent and logically structured, and which clearly apply to the context. (AO2)
  • A Level 3 answer must link the roles of all three components to the fetch, decode and execute stages. An answer that links only one component to a stage, with the other points listed separately, is Level 1 (1–2 marks); an answer that links two of the components to stages is Level 2 (3–4 marks). A point repeated under more than one heading is credited once only.
  • Accept 'the program counter', 'the address register' or 'a register holding the address of the next instruction' as the register that holds the address of the next instruction. Do not accept 'the control unit performs the calculations', 'the ALU controls the timing of the CPU' / 'the ALU sends the clock signal' or 'registers are in main memory (RAM)'.
Example answers and how they were marked
Full marks6/6

In the fetch stage, a register called the program counter holds the address of the next instruction and this address is sent to main memory. The instruction is copied from main memory into a register in the CPU and the program counter is updated so that it points to the next instruction. The control unit then decodes the instruction in the decode stage, working out which operation is required and which data or registers are needed, and it sends control signals to coordinate the other components. In the execute stage the control unit directs the ALU to carry out the operation the class's program needs: the ALU does arithmetic, such as adding two values, or a logical comparison, such as checking whether one value is greater than another, and it does not decide what happens next, the control unit does. The result from the ALU is stored in a register, and because registers hold the data, addresses and results at every stage, the cycle can repeat with the next instruction.

Why: Level 3: the role of each component is linked to the stage it works in (program counter and registers in fetch, control unit decoding and deciding next, ALU executing and its result stored in a register) across all three stages, with the classroom context.

Some marks2/6

The control unit decodes the instruction in the decode stage. The ALU does maths and logic, such as addition and comparing numbers. Registers store data inside the CPU. In the fetch stage the instruction is fetched from the RAM and put into the CPU.

Why: Level 1: several correct basic points that the mark scheme credits (the instruction is fetched from main memory into the CPU, the control unit decodes the instruction, the ALU does arithmetic and logical operations, registers store data) but only the control unit is linked to a stage of the cycle, so the answer is top of Level 1.

Some marks1/6

The control unit decodes instructions. The ALU controls the timing of the CPU and sends the clock signal. Registers are in the RAM and they store the program.

Why: Level 1: one basic point, that the control unit decodes instructions (1). The other statements are on the do-not-accept list (the ALU does not control the timing of the CPU or send the clock signal, and registers are in the CPU, not main memory), so they earn no credit.

Questions by topic

5.3 Cybersecurity

More ways to revise Edexcel GCSE Computer Science (1CP2)

Teachers: build a paper, print it with the mark schemes at the end, and sign your school up to set your classes activities on every topic.

Fetch Decode Explain isn't affiliated with or endorsed by Pearson Edexcel.