Edexcel GCSE Computer Science (1CP2) Exam Questions

• B RAM is faster to access than secondary storage (1)
• The only correct answer is B. The correct answer is RAM is faster to access than secondary storage.
• A is not correct because RAM is volatile
• C is not correct because RAM has a smaller capacity than secondary storage
• D is not correct because RAM is more expensive than secondary storage

Award up to two marks for a linked explanation such as:

• The CPU can only fetch/read instructions from main memory/RAM (1) so the instructions of a running program must be copied/loaded into RAM before they can be executed (1)
• RAM is faster to access than secondary storage (1) so the instructions can be fetched quickly enough for the CPU to execute them (1)
• The CPU needs the instructions in RAM to fetch and execute them (1) because the fetch-decode-execute cycle reads each instruction from main memory/RAM (1)
• The address of the next instruction is sent to RAM on the address bus (1) so the instruction can be transferred to the CPU/registers for decoding/execution (1)

For both marks, the expansion must follow/associate with the statement.

Allow the point and reason in either order if they are linked.

Do not accept answers that only say the CPU needs instructions, or that RAM is faster, without linking this to fetching/executing the instructions.

Do not accept answers that only say RAM holds data and instructions without linking this to the fetch-decode-execute cycle.

Do not accept 'RAM is permanent/non-volatile storage, so the instructions are kept safe' - RAM is volatile.

The response does not need to name the address bus or the fetch stage for full marks; a linked reason that explains why instructions must be in RAM (for example, the CPU can only fetch from RAM, or RAM is faster than secondary storage) is enough.

Indicative content

The role of the CPU and registers

• The control unit decodes the instruction fetched from main memory and controls the other components during the cycle.
• The ALU carries out arithmetic and logical operations during the execute stage, such as adding two values held in registers.
• Registers hold the data, addresses and results that the CPU is working on during the cycle.
• The program counter holds the address of the next instruction to be fetched, so it is incremented after each fetch.
• The memory address register holds the address of the memory location that is about to be read or written.
• The memory data register holds the instruction or data that has been fetched from or is being written to main memory.

The role of the address bus, data bus and control bus

• The address bus carries the address of the memory location that the CPU needs to access from the CPU to main memory.
• The address bus is one-way, so addresses are only sent from the CPU to main memory.
• The data bus carries instructions and data between the CPU and main memory, so it is bi-directional.
• The width of the data bus affects how many bits can be transferred at one time.
• The control bus carries control signals such as read and write signals, so main memory knows whether the CPU wants to read an instruction or write data.
• The control bus carries signals from the control unit to coordinate the components during the fetch-decode-execute cycle.

The role of the clock

• The clock sends regular pulses that synchronise the actions of the CPU and main memory.
• Each clock pulse triggers the next step of the fetch-decode-execute cycle, so the stages happen in the correct order.
• The clock provides a regular timing signal so that the fetch-decode-execute cycle repeats at a steady rate.
• The clock is separate from the control bus; the control bus carries control signals, while the clock provides timing pulses.
• Do not credit the address bus storing addresses, the data bus storing data, or the control bus controlling the computer without naming a control signal; do not credit clock speed affecting performance as a role in the cycle.
• Level 3 responses must cover all three bullets and link them to the fetch-decode-execute cycle; Level 2 answers may identify roles but link them only partly to the cycle.

Levels

• Level 0 (0 marks): No rewardable content.
• Level 1 (1–2 marks): Basic, independent points are made, showing elements of understanding of key concepts/principles of computer science. (AO1) The discussion will contain basic information with little linkage between points made or application to the context. (AO2)
• Level 2 (3–4 marks): Demonstrates adequate understanding of key concepts/principles of computer science. (AO1) The discussion shows some linkages and lines of reasoning with some structure and application to the context. (AO2)
• Level 3 (5–6 marks): Demonstrates comprehensive understanding of key concepts/principles of computer science to support the discussion being presented. (AO1) The discussion is well developed, with sustained lines of reasoning that are coherent and logically structured, and which clearly apply to the context. (AO2)