Menu

Edexcel GCSE Computer Science (1CP2) Exam Questions

Build a practice paper from 693 exam-style questions, each with its mark scheme and example answers. Print it, or answer it on paper and then open the mark schemes. Or browse the questions by topic.

Build a paper

Topics (none ticked: all of them)
Question types (none ticked: all of them)

Practice paper

4 questions · 10 marks

Pick again
Print
1Multiple choice1 markPrimary Memory Swap Remove

RAM is the main memory of a computer.

Identify the effect on the contents of RAM when the computer is switched off.

[1 mark]
  • AThey are lost
  • BThey are stored permanently
  • CThey are saved to secondary storage
  • DThey are written to ROM
Mark scheme
  • A They are lost (1)
  • The only correct answer is A. The correct answer is They are lost
  • B is not correct because RAM is volatile and its contents are lost when the power is switched off, so they are not stored permanently
  • C is not correct because RAM is volatile and its contents are lost when the power is switched off, so they are not saved to secondary storage
  • D is not correct because ROM is read-only memory that holds the start-up instructions, so the contents of RAM are not written to it
Example answers and how they were marked
Full marks1/1

A They are lost

Why: Selected the correct option. RAM is volatile, so its contents are lost when the power is switched off (1).

No marks0/1

C They are saved to secondary storage

Why: Near miss: thinks RAM contents are automatically saved, but RAM is volatile and its contents are not saved to secondary storage (0).

No marks0/1

B They are stored permanently

Why: Misconception: thinks RAM is non-volatile and keeps data permanently, but RAM is volatile and loses its contents when the power is switched off (0).

2Short recall1 markSecondary Memory Swap Remove

Data is stored on optical discs as pits and lands.

Name the component in an optical disc drive that reads this data.

[1 mark]
Mark scheme

Award one mark for:

  • Laser (1)

Allow laser beam

Do not accept read/write head

Do not accept pits

Do not accept lands

Do not accept reflective surface

Do not accept magnet/magnetic

Example answers and how they were marked
Full marks1/1

Laser

Why: Laser is the creditworthy answer (1).

No marks0/1

A read/write head

Why: Read/write head is not accepted by the mark scheme; it reads magnetic media, not optical discs, so no marks are awarded.

No marks0/1

Pits and lands

Why: Pits and lands are what the laser reads, not the component that reads the data, so the mark scheme does not accept them.

3Explain2 marksEmbedded Systems Swap Remove

An engine control unit (ECU) in a car is an embedded system.

Explain one benefit of using an embedded system for the engine control unit instead of a general purpose computer.

[2 marks]
Mark scheme

Award up to two marks for a linked explanation such as:

  • (The ECU) is more reliable/less likely to crash (1) because it only runs the one program/has a single purpose (1)
  • (The ECU) cannot be affected by other software/viruses (1) because it cannot run other software/it can only run the program it was made for (1)
  • (The ECU) is cheaper (1) because it has limited processing resources/less memory/simple components (1)
  • (The ECU) uses less power (1) because it has limited processing resources/a simpler processor (1)
  • (The ECU) is smaller (1) because it has fewer components/less memory than a general purpose computer (1)

For both marks, the expansion must follow/associate with the statement.

A suitable benefit stated on its own earns one mark.

Do not accept a description or a location given as the reason, e.g. 'because it is part of the car', 'because it is inside the engine', 'because it is embedded'.

Do not accept a description of an embedded system on its own as the benefit, e.g. 'it does one specific job' or 'it is part of the car'.

Do not accept 'it is faster'/'it has a more powerful processor' as embedded systems have limited processing resources.

Example answers and how they were marked
Full marks2/2

It is more reliable than a general purpose computer because it only runs the one program so it will not crash and stop the engine working.

Why: Benefit stated (1) with a linked reason (1); the reason shows why only running one program makes it reliable.

Some marks1/2

It is more reliable because it is part of the car's engine.

Why: Only the benefit earns a mark (1); being part of the car is a location, not a linked reason why it is reliable.

No marks0/2

It is faster than a general purpose computer because it is embedded in the engine.

Why: Misconception that an embedded system is faster; embedded systems have limited processing resources, so neither point nor reason is creditworthy.

4Discuss6 marksFetch Decode Execute Cycle Swap Remove

A school is upgrading the desktop computers in its computer science classroom. Each computer has a CPU, main memory and buses. The technician is explaining how the CPU uses these components during the fetch-decode-execute cycle.

Discuss how the CPU uses its components and the buses during the fetch-decode-execute cycle.

Your answer should consider:

  • the role of the CPU and registers
  • the role of the address bus, data bus and control bus
  • the role of the clock.
[6 marks]
Mark scheme

Indicative content

The role of the CPU and registers

  • The control unit decodes the instruction fetched from main memory and controls the other components during the cycle.
  • The ALU carries out arithmetic and logical operations during the execute stage, such as adding two values held in registers.
  • Registers hold the data, addresses and results that the CPU is working on during the cycle.
  • The program counter holds the address of the next instruction to be fetched, so it is incremented after each fetch.
  • The memory address register holds the address of the memory location that is about to be read or written.
  • The memory data register holds the instruction or data that has been fetched from or is being written to main memory.

The role of the address bus, data bus and control bus

  • The address bus carries the address of the memory location that the CPU needs to access from the CPU to main memory.
  • The address bus is one-way, so addresses are only sent from the CPU to main memory.
  • The data bus carries instructions and data between the CPU and main memory, so it is bi-directional.
  • The width of the data bus affects how many bits can be transferred at one time.
  • The control bus carries control signals such as read and write signals, so main memory knows whether the CPU wants to read an instruction or write data.
  • The control bus carries signals from the control unit to coordinate the components during the fetch-decode-execute cycle.

The role of the clock

  • The clock sends regular pulses that synchronise the actions of the CPU and main memory.
  • Each clock pulse triggers the next step of the fetch-decode-execute cycle, so the stages happen in the correct order.
  • The clock provides a regular timing signal so that the fetch-decode-execute cycle repeats at a steady rate.
  • The clock is separate from the control bus; the control bus carries control signals, while the clock provides timing pulses.
  • Do not credit the address bus storing addresses, the data bus storing data, or the control bus controlling the computer without naming a control signal; do not credit clock speed affecting performance as a role in the cycle.
  • Level 3 responses must cover all three bullets and link them to the fetch-decode-execute cycle; Level 2 answers may identify roles but link them only partly to the cycle.

Levels

  • Level 0 (0 marks): No rewardable content.
  • Level 1 (1–2 marks): Basic, independent points are made, showing elements of understanding of key concepts/principles of computer science. (AO1) The discussion will contain basic information with little linkage between points made or application to the context. (AO2)
  • Level 2 (3–4 marks): Demonstrates adequate understanding of key concepts/principles of computer science. (AO1) The discussion shows some linkages and lines of reasoning with some structure and application to the context. (AO2)
  • Level 3 (5–6 marks): Demonstrates comprehensive understanding of key concepts/principles of computer science to support the discussion being presented. (AO1) The discussion is well developed, with sustained lines of reasoning that are coherent and logically structured, and which clearly apply to the context. (AO2)
Example answers and how they were marked
Full marks6/6

The control unit decodes each instruction that is fetched from main memory and then controls the other components to execute it. The program counter holds the address of the next instruction, and this address is copied to the memory address register before it is sent along the address bus. The address bus carries this address from the CPU to main memory, and it is one-way. The data bus then carries the instruction back from main memory to the CPU; it is bi-directional, so it can also carry data to be written. The memory data register holds the instruction that has been fetched. The control bus carries read and write signals from the control unit, so memory knows whether the CPU wants to read an instruction or write data. During the execute stage, the ALU performs arithmetic or logical operations on data held in registers. The clock sends regular pulses that synchronise each stage, so one fetch, decode or execute step happens on each tick and the cycle repeats in the correct order.

Why: Comprehensive understanding of the CPU, registers, all three buses and the clock, with sustained application to the fetch-decode-execute cycle. Level 3.

Some marks4/6

The address bus carries the address of the next instruction from the program counter to main memory so it can be fetched. The data bus carries the instruction back to the CPU, and it is bi-directional. The control unit decodes the instruction. The clock sends pulses to keep the stages in order.

Why: Adequate understanding of some roles with some linkage to the fetch-decode-execute cycle, but the control bus, ALU and most registers are not covered. Level 2.

Some marks1/6

The data bus carries data between the CPU and RAM. The address bus stores the addresses that the CPU needs. The control bus controls the computer. The clock is the speed of the CPU.

Why: One basic, independent point (the data bus carries data) (1). The address bus does not store addresses, the control bus point names no control signal and clock speed is not a role in the cycle, so no further credit. Level 1.

Questions by topic

More ways to revise Edexcel GCSE Computer Science (1CP2)

Teachers: build a paper, print it with the mark schemes at the end, and sign your school up to set your classes activities on every topic.

Fetch Decode Explain isn't affiliated with or endorsed by Pearson Edexcel.